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Abstract: This study presents the following: (i) detailed derivation of the expressions for the maximum value of the magnetising
inductance of the ideal and lossy two-output flyback dc–dc convertor operating in discontinuous-conduction mode, (ii) a method
to appropriately select the duty cycle for the metal–oxide–semiconductor field-effect transistor based on the rated output dc
voltages of the two stages, and (iii) a design approach for a three-winding transformer with a gapped core used in the two-
output flyback convertor. The expressions derived and the proposed design technique can be extended to flyback convertors
with more than two output stages with equal or unequal load voltages. A universal power supply (ac line adapter) employing a
flyback dc–dc convertor with output voltages 15 and 32 V, supplying a rated output current of 0.563 and 0.533 A, and operating
at a switching frequency of 85 kHz is designed using the proposed methodology. Simulation and experimental results are
presented to validate the theoretical predictions.
1 Introduction
The multiple-output flyback dc–dc convertor is a widely used
topology for applications such as LED drivers, power supplies for
point-of-load applications, universal power supplies for laptop
chargers, and so on [1–30]. In addition to the several benefits of
flyback convertors, the multiple-output flyback convertors is
capable of providing equal or unequal output powers in each stage,
isolate each output stage, provide regulated dc output voltages
simultaneously, and offer a reduced parts count [1–4].
In a flyback convertor, the ability to transfer energy from the
power source to the output stages depends mainly on the
magnetising inductance of the transformer. Hence, its appropriate
value must be chosen to satisfy: (i) the power requirement and (ii)
the mode of operation. The analysis of the single-output or the
conventional flyback dc–dc convertors in both continuous-
conduction mode (CCM) and discontinuous-conduction mode
(DCM) is well documented in the literature [4–33]. A short design
procedure and component selection for the multiple-output flyback
dc–dc convertors have been discussed in [5–8]. In [5, 6], the
magnetising inductance was calculated in terms of the total input
power or output power and does not take into account the
resistance and voltage of the individual output stages. A closed-
form solution for calculating the magnetising inductance in terms
of the load parameters (resistance and voltage) was introduced in
[8] for the multiple-output flyback convertor in CCM. A detailed
steady-state analysis and design methodology for the multiple-
output flyback convertor in DCM has not been reported in the
literature.
This paper provides closed-form solutions to determine the
various parameters for the operation of the multiple-output flyback
converter in DCM. Analysis of the steady-state waveforms,
derivations of the expressions for the current and voltage transfer
functions and the magnetising inductance, and the method to
design a transformer with multiple windings are presented. The
study is focused on two-output flyback convertors, and the results
can be extended to topologies with more than two outputs as well.
The main objectives of this paper are as follows:
i. To determine the expressions for the maximum value of the
magnetising inductance to ensure DCM operation of ideal and
lossy multiple-output flyback convertors.
ii. To determine the criteria to choose the duty ratio, when the
flyback convertor is loaded by multiple-output stages with
equal or unequal output voltages.
iii. To propose a method for the design of the multiple-winding
transformer.
iv. To validate the theoretical results through simulations and
experiments.
The paper is organised as follows. Section 2 provides a general
overview of the two-output flyback convertor and discusses its
steady-state operation in DCM. Section 3 presents the derivations
for the maximum magnetising inductance and the duty cycle for
operation in DCM. The expressions for both ideal and lossy
multiple-output flyback convertors are presented. In Section 4, the
design of a universal power supply (ac power adapter) with two
independent output stages is shown and the coil-core arrangement
for a three-winding transformer is proposed. Section 5 provides
validation of theoretical results through simulations and
experiments, while Section 6 concludes the paper and provides
suggestions for future work.
2 Circuit description
 Fig. 1a shows the circuit diagram and the equivalent circuit of the
flyback convertor with two output stages. The input dc voltage
source VI is connected in series with the three-winding transformer.
The primary winding Lp of the transformer has Np number of turns,
the secondary winding Ls1 of the first output stage consists of Ns1
number of turns, and the secondary winding Ls2 of the second
output stage consists of Ns2 number of turns. The inductance Lm, as
shown in Fig. 1b represents the magnetising inductance of the
transformer responsible for storing the energy required for the
flyback operation. The winding dc resistances of the primary and
the two secondaries are rTp, rTs1, and rTs2, respectively. 
The metal–oxide–semiconductor field-effect transistor
(MOSFET) S is in series with the primary winding. The first and
second output stages consist of the rectifying diodes Ds1 and Ds2,
respectively, while the filter network of the two stages are formed
by C1 − RL1 and C2 − RL2, respectively.
The turns ratios for the three-winding transformer are defined as
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n1 =
Np
Ns1
, n2 =
Np
Ns2
(1)
The MOSFET S is controlled by the gate-to-source voltage vGS at a
switching frequency f s and a duty cycle D. Fig. 2 shows the
idealised waveforms of gate-to-source voltage vGS, current iLm
through Lm, voltage vL across Lm, and drain-to-source voltage vDS
for the flyback convertor operating in DCM. For the interval
0 < t ≤ DT, S is ON and the input current iI energises the
magnetising inductance Lm. The currents through the secondary
windings is1 and is2 are zero. Thus, the current through the primary
winding Lp is also zero, hence iI = iLm. Consequently, when the
MOSFET is OFF in the interval DT < t ≤ T, the magnetising
inductance Lm discharges the stored energy during the time DT to
D1T through the primary winding Lp and delivers power to the load
resistance due to the turn-on of the diodes Ds1 and Ds2. For the time
interval D1T to T, the magnetising inductance current is zero, S is
OFF, Ds1, Ds2 are also OFF and the filter capacitors sustain the
required load voltages. 
Applying volt-second balance to vLm, we get
VIDT = n1VO1D1T = n2VO2D1T, (2)
where VI is the supply voltage, D is the duty cycle of the MOSFET,
D1 is the duty cycle of the diodes Ds1, Ds2, n1, n2 are the turns ratios
of the transformers given in (1). The dc voltage transfer function
for DCM operation of the first output stage is
MVDC1 =
VO1
VI
= Dn1D1
, (3)
and that for the second output stage is
MVDC2 =
VO2
V I
= Dn2D1
. (4)
Using (3) and (4), the two output voltages and the turns ratios can
be related as
VO1
VO2
= n2n1
= n . (5)
The waveform of the current iLm through Lm is shown in Fig. 3 for
the minimum and the maximum input voltages, VImin and VImax,
respectively. The waveforms represent the operation of the
convertor at the boundary between the CCM and DCM. The
average input current at boundary is IIB and the duty cycle at
boundary is DB. For CCM, the maximum inductor current ripple is
considered, which occurs at V I = VImax and D = Dmin. For DCM,
the minimum inductor current ripple ΔiLm(min) must be considered
and is the focus of study in the following section. 
3 Maximum magnetising inductance and duty
cycle in DCM
General expressions for the maximum magnetising inductance for
the ideal and lossy multiple-output flyback convertor in DCM are
derived in this section. Further, the criterion to decide the
appropriate duty cycle for the multiple-output convertor with equal
or unequal output voltages is discussed.
i. For an ideal flyback convertor (η = 1): One may observe that
the inductor current ripple ΔiL (or the peak-to-peak value) is
minimum, when the input voltage VI = VImin at D = DB, where
DB is the duty cycle at the boundary between CCM and DCM.
This operating point is the worst case condition for the DCM,
at which, the maximum value of the magnetising inductance
must be estimated. The minimum value of the inductor current
ripple is given by
ΔiLm(min) =
VIminDB
f sLm(max)
. (6)
The input energy transferred to Lm from the supply voltage source
during transistor ON-time at the boundary between the CCM and
DCM is
WIB =
1
2Lm(max)ΔiLm(min)
2 , (7)
and the resulting input power is
PIB =
WIB
T =
1
2Lm(max)ΔiLm(min)
2 f s . (8)
Substituting (6) into (8), we obtain
PIB =
1
2
V Imin
2 DB
2
f sLm(max)
. (9)
The total maximum output power of the convertor at the boundary
between CCM and DCM is the sum of output powers of each stage
POB = PO1B + PO2B =
VO1
2
RL1(min)
+
VO2
2
RL2(min)
, (10)
where PO1B,PO2B are the maximum output powers and
RL1(min),RL2(min) are the minimum values of the load resistance of
each stage. Assuming that the convertor is ideal, then PIB = POB.
Equating (9) and (10), the expression for the maximum
magnetising inductance is obtained as
Fig. 1  Two-output flyback dc–dc convertor
(a) Circuit diagram of the convertor, (b) Equivalent circuit of the convertor showing
the magnetising inductance across the primary winding
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Lm(max) =
VImin
2 DB
2
2 f s
1
(VO1
2 /RL1(min)) + (VO2
2 /RL2(min))
. (11)
The dc voltage transfer functions at the boundary between the two
modes for the two stages are
MVDC1B =
VO1
VImin
=
DB
n1(1 − DB)
(12)
or
MVDC2B =
VO2
VImin
=
DB
n2(1 − DB)
. (13)
The expressions in (12) or (13) can be rearranged to get VImin.
Substituting for VImin and VO2 = VO1/n into (11) results in the
maximum value of the magnetising inductance required for the
two-output ideal flyback dc–dc convertor required to ensure DCM.
The maximum inductance is
Lm(max) =
n1
2(1 − DB)
2
2 f s
1
(1/RL1(min)) + (1/n)
2(1/RL2(min))
(14)
or in terms of the second output stage, the inductance is
Lm(max) =
n2
2(1 − DB)
2
2 f s
1
(n2/RL1(min)) + (1/RL2(min))
. (15)
Thus, the selected value of the magnetising inductance must satisfy
Lm < Lm(max) for the convertor to operate in DCM. In general, for
the flyback convertor with multiple-output stages, the maximum
magnetising inductance must not exceed
Lm(max)
=
n1
2(1 − DB)
2
2 f s
1
(1/RL1(min)) + ∑k = 2m (Nsk/Ns1)
2(1/RLk(min))
,
(16)
where m is the number of output stages, Nsk/Ns1 is the ratio of the
number of secondary turns of the kth output stage to the number of
secondary turns of the first output stage.
The expression for magnetising inductance in (14) can be
expressed in terms of the two load currents and load voltages as
Lm(max) =
n1
2(1 − DB)
2
2 f s
VO1
IO1(max) + (IO2(max)/n)
. (17)
Similar expression in terms of the second output stage can be
written by suitably manipulating (15).
1. For a lossy flyback convertor (η < 1): The derivation for the
maximum magnetising inductance in DCM for the two-output
lossy flyback convertor is similar to that presented above. The
input power and the total output power of the lossy convertor
at the boundary between CCM and DCM are related as
POB = ηPIB, where η is the overall efficiency of the convertor.
Using (9) and (10), we get
VO1
2
RL1(min)
+
VO2
2
RL2(min)
= η2
VImin
2 DB
2
f sLm(max)
, (18)
resulting in the maximum magnetising inductance as
Lm(max) =
ηVImin
2 DB
2
2 f s
1
(VO1
2 /RL1(min)) + (VO2
2 /RL2(min))
,(19)
or equivalently
Lm(max)
=
ηn1
2(1 − DB)
2
2 f s
1
(1/RL1(min)) + (1/n)
2(1/RL2(min))
.
(20)
Using the power losses and efficiency analysis presented in [10],
the total power loss in the two-output flyback convertor obtained
by neglecting the MOSFET switching loss, transformer core loss,
and the loss in the filter capacitors is
PLS = DΔiLm(max)
2 Rp
3 + ΔiLm(max)D1
ΔiLm(max)Rs
3 +
VF
2 . (21)
Fig. 2  Ideal current and voltage waveforms of the two-output flyback
convertor in DCM
 
Fig. 3  Waveforms of the magnetising inductor current at VI = VImin and
VI = VImax, where m1 = VImin/Lm, m1′ = VImax/Lm, and
m2 = − n1VO1/Lm = − n2VO2/Lm
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Fig. 1 shows the circuit of the flyback convertor with the winding
resistances included. In (21), the total resistance of the primary-
side Rp is the sum of the primary-winding dc resistance rTp and
MOSFET on-resistance rDS given as Rp = rTp + rDS, total
resistance of the two secondary-sides Rs is the sum of the
secondary-winding resistances rTs1, rTs2 and the diode forward
resistances RF1,RF2 given by Rs = rTs1 + rTs2 + RF1 + RF2, and the
total diode forward voltage is VF = VF1 + VF2, where VF1,VF2 are
the individual forward voltages of the diodes Ds1 and Ds2,
respectively. Using (21), the overall efficiency is
η =
PO
PO + PLS
= 11 + (PLS/PO)
. (22)
For the multiple-output topology, the total power loss is
PLS = DΔiLm(max)
2 Rp
3 + ∑k = 2
m
ΔiLm(max)D1
ΔiLm(max)Rsk
3 +
VFk
2 , (23)
where Rsk is the total parasitic resistances at the output side of the
multiple-winding transformer with k stages and VFk is the sum of
the forward voltage of all the diodes in the k output stages of the
transformer. Therefore, for the multiple-output flyback convertor,
the efficiency reduces with the addition of an output stage.
Consequently, the value of the maximum allowable magnetising
inductance Lm(max) also reduces as more stages are added.
3.1 Duty cycle to ensure DCM operation
The analysis in this section considers an ideal transformer. For the
chosen value of Lm < Lm(max) described in the previous section, the
maximum duty cycle DMAX < DB can be obtained from (20) as
DMAX = 1 −
1
n1
2Lm f s
ηRL(eq)
, (24)
where RL(eq) is the equivalent load resistance for the convertor with
two output stages given by
RL(eq) =
1
(1/RL1(min)) + (1/n)
2(1/RL2(min))
=
RL1(min)n
2RL2(min)
RL1(min) + n
2RL2(min)
.
(25)
Thus, for k number of output stages, the equivalent resistance is
RL(eq) =
1
(1/RL1(min)) + ∑k = 2m (Nsk/Ns1)
2(1/RLk(min))
, (26)
where m is the number of output stages, Nsk/Ns1 is the ratio of the
number of secondary turns of the kth output stage to the number of
secondary turns of the first output stage. The dc load current of
either of the two stages for the operation of the flyback convertor
in DCM is
IO1 =
1
T∫0
T
iD1 dt =
1
T∫DT
(D +D1)T
iD1 dt . (27)
In the interval DT > t ≥ (D + D1)T, the diode current is a fraction
of the magnetising inductor current, i.e. iD1 = n1ΔiLm/2 yielding
IO1 =
D1n1ΔiLm
2 . (28)
However, from (6), the inductor current ripple at any duty cycle
D < DMAX is ΔiLm = VID/ f sLm, yielding
IO1 =
n1DD1VI
2 f sLm
=
VO1
RL1
. (29)
Similarly, the dc load current in the second stage is
IO2 =
n2DD1VI
2 f sLm
=
VO2
RL2
. (30)
From (29) and (30), the dc voltage transfer functions in terms of
the circuit components and parameters are
MVDC1 =
VO1
V I
=
n1DD1RL1
2 f sLm
, (31)
and that for the second output stage is
MVDC2 =
VO2
VI
=
n2DD1RL2
2 f sLm
. (32)
Equating the right-hand sides of (3) with (31) and (4) with (32)
yields
D1 =
1
n1
2 f sLm
RL1
= 1n2
2 f sLm
RL2
. (33)
Substituting (33) into (3) and (4) gives
MVDC1 =
D
n1D1
= D
RL1
2 f sLm
. (34)
and that for the second output stage is
MVDC2 =
D
n2D1
= D
RL2
2 f sLm
, (35)
yielding the duty cycle as
D = MVDC1
2 f sLm
RL1
= MVDC2
2 f sLm
RL2
. (36)
The duty ratio must be less than DMAX as given in (24). If the
output stages have unequal load voltages, then the duty cycle can
be determined as
D = max MVDC1
2 f sLm
RL1
, MVDC2
2 f sLm
RL2
. (37)
In general, the duty cycle for the multiple-output flyback convertor
in DCM is
D = max MVDC1
2 f sLm
RL1
,…,…,MVDCk
2 f sLm
RLk
, (38)
where MVDCk is the dc voltage transfer function between the supply
and the kth output stage and RLk is the load resistance of the kth
output stage.
4 Multiple-output flyback convertor design for
DCM
A universal power supply (ac power adapter) that accepts a single-
phase line voltage from 100 to 240 Vrms capable of operating at
line frequencies of 50 and 60 Hz is designed in this section. The
power adapter must supply two output stages with the following
load voltages and currents:
• Stage 1 – VO1 = 32V at 0 ≤ IO1 ≤ 0.563A.
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• Stage 2 – VO2 = 15V at 0 ≤ IO2 ≤ 0.533A.
The switching frequency of the MOSFET is f s = 85 kHz and the
output voltage ripple must satisfy the condition
Vr1/VO1 = Vr2/VO2 < 1%.
4.1 Calculation of magnetising inductance
The minimum and maximum values of the dc input voltage are
VImin = 2Vrms(min) = 2 × 100 = 141.42V (39)
and
VImax = 2Vrms(max) = 2 × 240 = 339.41V . (40)
A tolerance factor (≃ 10%) of the supply voltage is neglected. The
minimum dc voltage transfer ratios for the two output stages are
MVDC1(min) =
VO1
VImax
= 32339.41 = 0.094 (41)
and
MVDC2(min) =
VO2
VImax
= 15339.41 = 0.0441. (42)
Similarly, the maximum dc voltage transfer ratios are
MVDC1(max) =
VO1
VImin
= 32141.42 = 0.2262 (43)
and
MVDC2(max) =
VO2
VImin
= 15141.42 = 0.106. (44)
The minimum values of the load resistance of the two stages are
RL1(min) =
VO1
IO1(max)
= 320.563 = 56.83Ω (45)
and
RL2(min) =
VO2
IO2(max)
= 150.533 = 28.14Ω . (46)
The next step in the design process is to determine the turns ratios
of the two-output transformer. For DCM operation, the following
inequality must be satisfied D + D1 < 1 for the entire range of the
input voltage and the output current. Let us assume the duty cycle
at the CCM/DCM boundary as DB = 0.4. Using (12) and (13)
n1 =
DB
(1 − DB)MVDC1(max)
= 0.4(1 − 0.4) × 0.2262 = 2.94 (47)
and
n2 =
DB
(1 − DB)MVDC2(max)
= 0.4(1 − 0.4) × 0.106 = 6.28. (48)
Let n1 = 3 and n2 = 6, resulting in n = n2/n1 = 2. Assuming an
overall efficiency of η = 0.95, the maximum value of the
magnetising inductance can be estimated using (20) as
Lm(max) = η
n1
2(1 − DB)
2
2 f s
1
(1/RL1(min)) + (1/n)
2(1/RL2(min))
= 0.95 × 3
2 × (1 − 0.4)2
2 × 85 × 103
1
(1/56.83) + (1/2)2 × (1/28.14)
= 683.74 μH .
(49)
A Magnetics® ferrite ETD gapped core OP-42929 was chosen. The
core was selected using the Ap method and a detailed procedure is
given in the following section. The core cross-sectional area is
Ac = 76 mm
2, the mean magnetic path length is lc = 72mm, the air
gap length is lg = 0.2 mm ± 5%, and core relative permeability is
μrc = 2250 ± 20%. The worst case condition is at minimum lg, i.e.
lg′ = lg − 0.05lg = 0.19mm, which exists due to mechanical
aberrations and at minimum core relative permeability
μrc′ = μrc − 0.2μrc = 1800. The number of turns of the primary
winding can be calculated as
Np =
Lm
μ0Ac
lg′ +
lc
μrc′
= 683.74 × 10
−6
4π × 10−7 × 76 × 10−6 0.19 +
72
1800 × 10
−3 = 40.57.
(50)
To ensure convertor operation in DCM, let the selected number of
turns of the primary winding be Np = 36. Thus, the new
magnetising inductance at Np = 36 can be obtained by
manipulating (50) to get Lm = 534.7 μH < Lm(max). Consequently,
the self-inductance of the secondary winding of the first output
stage is Ls1 = Lm/n12 = 59.411 μH and that of the second output
stage is Ls2 = Lm/n22 = 14.85 μH.
By inspection, the duty cycle required to provide VO1 is greater
than that for VO2. Using (37), the minimum duty cycle at full load
required to deliver VO1 = 32V is
Dmin = MVDC1(min)
2 f sLm
RL1(min)
= 0.094 2 × 85 × 10
3 × 534.7 × 10−6
56.83 = 0.1188
(51)
and the maximum duty cycle at full load to obtain VO1 = 32V
Dmax = MVDC1(max)
2 f sLm
RL1(min)
= 0.2262 2 × 85 × 10
3 × 534.7 × 10−6
56.83 = 0.286.
(52)
The maximum duty cycle for which the diode Ds1 is ON at full load
is
D1max =
1
n1
2 f sLm
RL1(min)
= 13
2 × 85 × 103 × 534.7 × 10−6
56.83 = 0.4211
(53)
satisfying the condition Dmax + D1max = 0.7071 < 1.
4.2 Efficiency
The overall efficiency can be determined by considering the
parasitic resistances of the components in the experimental set-up.
The on-state resistance and the forward resistance of the MOSFET
and diodes were rDS = 0.65Ω and RF = 0.125Ω. The diode
IET Power Electron., 2017, Vol. 10 Iss. 4, pp. 451-461
© The Institution of Engineering and Technology 2016
455
Authorized licensed use limited to: Universita degli Studi di Firenze. Downloaded on April 26,2020 at 12:59:02 UTC from IEEE Xplore.  Restrictions apply. 
forward voltages of the selected diodes were VF1 = VF2 = 0.75. The
primary and secondary winding resistances measured at dc were
rTp = 150.8mΩ, rTs1 = 61.75mΩ, rTs2 = 36.42mΩ. In (21),
Rp = rTp + rDS = 0.8008Ω,
Rsk = Rs2 = rTs1 + rTs2 + RF1 + RF2 = 0.348Ω, VFk = VF2 = 1.5V.
For the given specifications
ΔiLm(max) =
VImaxDmin
f sLm
= 339.41 × 0.13185 × 103 × 650 × 10−6 = 0.8041 A . (54)
Thus, the total power loss using (21) is (see (55)) The total
maximum output power is
PO = VO1IO1(max) + VO2IO2(max) = 25.51 W. Thus, the overall
efficiency is
η =
PO
PO + PLS
= 96.93% . (56)
4.3 Two-output transformer design
To verify the analysis given above, the following assumptions are
considered:
(1) The effects due to fringing flux are negligible.
(2) The cross-regulation phenomenon present in the multiple-
winding transformers is ignored.
(3) The leakage inductances of the transformer windings are treated
as a part of the magnetising inductance.
(4) The MOSFET output capacitance and the diode junction
capacitance are small enough and do not affect the switching
waveforms.
Using the expression for skin depth of a conductor [9]
δw =
2ρ
2π f μrμ0
, (57)
where ρ is the resistivity of the conductor (ρ = 1.724 × 10−8Ω ⋅ m
for copper), f is the frequency of operation, μr is the relative
permeability of the conductor (μr = 1 for metals), and μ0 is the
absolute permeability of free space (μ0 = 4π × 10−7H/m) to yield
δw = 66.2/ f . Thus, the skin depth of copper at f = f s = 85 kHz is
δw =
66.2
f s
= 66.2
85 × 103
= 0.2270 mm (58)
resulting in the diameter for the primary winding wire as
dip = 2δw = 2 × 0.2270 = 0.4541 mm . (59)
The chosen copper wire is AWG25 with an inner diameter
dis = 0.45466mm. The maximum current through the primary
winding is equal to the maximum inductor current ripple. Thus
Ipmax = ΔiLm(max) =
VImaxDmin
f sLm
= 339.41 × 0.11885 × 103 × 534.7 × 10−6 = 0.8812 A .
(60)
To account for a safety margin, let Ipmax = 1A. The maximum
energy stored in the magnetising inductance is
WLm(max) =
1
2LmIpmax
2 = 534.7 × 10
−6 × 1
2 = 0.267 mJ . (61)
Assume the following core parameters: window utilisation factor
Ku = 0.25, peak value of the magnetic field density Bpk = 0.25 T,
and current density Jm = 4A/mm2. The core area product is [9]
Ap =
4Wm
KuJmBpk
= 4 × 0.267 × 10
−3
0.25 × 4 × 106 × 0.2 = 0.534 cm
4 . (62)
A Magnetics® ferrite ETD gapped core OP-42929 is selected,
which has [29–31]:
• Core area product Ap = 0.73 cm4.
• Core cross-sectional area Ac = 76 mm2.
• Mean magnetic path length lc = 72mm.
• Relative permeability of the core material μrc = 2250 ± 20%.
The minimum gap length required to avoid core saturation is (see
(63)) Thus, the chosen length of the air gap, i.e. lg = 0.2mm
suffices the requirements to avoid core saturation. The peak value
of the magnetic flux density is
Bpk =
μ0μrcNpIpmax
lc + μrclg
= 4π × 10
−7 × 2250 × 36 × 1
(72 × 10−3) + (2250 × 0.2 × 10−3) = 194.99 mT .
(64)
For the selected core material, the saturation flux density is
Bsat = 0.47 T and Bpk < Bsat. Thus, the chosen air gap avoids core
saturation. Fig. 4a shows an illustration of the three-winding
transformer used in the flyback convertor with all the three
windings wound on a bobbin placed over the gapped centre-post. It
must be noted that multiple ways to arrange the different windings
exist in literature and a simplest case, which lies within the
capability of the simulation tool has been shown here. 
The three-winding transformer was constructed on SABER®
circuit simulator using the built-in Model Architect, which hosts
the magnetic component tool. The properties of the selected core
and windings were used in the simulations. Fig. 4b shows the
proposed winding arrangement for the two-output flyback
convertor used solely for simulation purposes. The primary
winding has Np = 36 turns, the secondary winding of the first
output stage has Ns1 = 12 turns, and the secondary winding of the
PLS = 0.131 × 0.8041
2 × 0.80083
+ 0.8041 × 0.4647 × 0.8041 × 0.3483 +
1.5
2 = 806.2 mW .
(55)
lg > lgmin =
2μ0Wm
AcBs
2 −
lc
μrc
= 2 × 4 × 10
−7 × 0.267 × 10−3
76 × 10−6 × 0.252 −
72 × 10−3
2250 = 0.1412 mm .
(63)
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second output stage has Ns2 = 6 turns to yield following values
given in Table 1. 
5 Results
The flyback convertor was designed using the proposed approach,
simulated, built, and tested, whose results are presented in this
section. Simulations were performed on SABER circuit simulator
and the transformer built using the Model Architect tool as
discussed in the previous section was implemented. The switching
devices used were MTB6N6E n-channel power MOSFET as the
main switch and MBR10100 silicon diodes as the secondary
freewheeling diodes.
5.1 Simulation results
 Fig. 5 shows the waveforms of the gate-to-source voltage vGS,
drain-to-source voltage vDS, diode voltages vD1, vD2, current through
magnetising inductance iLm, switch current iS, diode currents
iD1, iD2, output voltages vO1, vO2, and output powers pO1, pO2 of the
two-output flyback convertor operating in the DCM. The results
obtained satisfy the desired specifications. The value of the
magnetising inductance chosen ensures that the flyback convertor
operated in the DCM, thereby validating the theoretical
predictions. 
The maximum value of the drain-to-source voltage VDSM is
governed by the input voltage and the reflected value of the
maximum of the two output voltages. In this design, VO1 > VO2
yielding
VDSM = VImax + n1VO1 = 339.41 + (3 × 31.25) = 433.2V . (65)
The diodes Ds1 and Ds2 were observed as the lossy components in
the circuits. In Fig. 5b, the sum of the currents through the
MOSFET and the diodes is equal to the current through the
magnetising inductance. When the power MOSFET turns-off, the
energy stored in the transformer magnetising inductance is
transferred to the secondary winding and diode conducts. The
equivalent circuit at the transformer primary side of a real flyback
converter is constituted by a series connection of a dc source, a
voltage source of value equal to the output voltage as seen by the
transformer primary side, the transformer leakage inductance, and
the MOSFET output capacitance Coss, which is not shorted any
longer. The two last components, i.e. leakage inductance and Coss.
The current overshoot shown in Fig. 5b depends on this described
phenomena. In this case, the resonance is not so evident and only a
current overshoot is visible because the energy stored in the
leakage inductance is low and resonance cannot be maintained.
The dc output voltage of the first stage is nearly 31.2V. The drop
in voltage can be attributed to the losses in the real transformer.
The total output power obtained from the simulation results was
PO = PO1 + PO2 = 4.36 + 37.528 = 41.88W. The average input
power consumed was PI = 45.33W. The overall efficiency of the
convertor simulated at the maximum input voltage and full load
was calculated as η = 92.31%. The error between the simulated and
theoretical data is 3.94%. The error could be attributed to the
neglected core, switching, and capacitor losses in the theoretical
estimation as well as the power consumed by the gate-driver circuit
of the power MOSFET.
5.2 Experimental results
A practical circuit of the two-output flyback convertor was set up.
Fig. 6a shows the photograph of the experimental circuit of the
two-output flyback dc–dc convertor. Fig. 6b clearly shows the
transformer core with a gapped centre-post. While the measured
values of the three-winding transformer are given in Table 1, the
other electronic circuitry used in the set-up are:
Fig. 4  Representative core and winding arrangement and simulated winding arrangement
(a) Representation of the core-winding structure with air gap lg, (b) Simulated winding arrangement developed using the SABER Model Architect, where lg is the air gap length
 
Table 1 Simulated and measured values of the
components in the three-winding transformer
Component Notation Simulations Measured
primary self-inductance Lp = Lm 540 μH 645 μH
secondary 1 self-inductance Ls1 60.57 μH 71.52 μH
secondary 2 self-inductance Ls2 15.89 μH 21.90 μH
primary dc winding resistance rTp 150.8mΩ 176.2mΩ
secondary 1 dc winding
resistance
rTs1 61.75mΩ 68.2mΩ
secondary 2 dc winding
resistance
rTs2 36.42mΩ 32.5mΩ
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• STP10NK60ZFP n-channel power MOSFET with
VDSM = 600V, rDS = 0.65Ω, IDM = 10A.
• STTH152 high-efficiency ultra-fast recovery diodes with
IF(av) = 1.5A, VRRM = 200V, and RF = 0.125Ω.
• A 220 μF electrolytic capacitor with Vmax = 50V and
rC = 0.042Ω for stage 1 with VO = 32V.
• A 470 μF electrolytic capacitor with Vmax = 25V and
rC = 0.023Ω for stage 2 with VO = 15V.
The capacitors were estimated based on the design procedure
given in [10]. The snubber circuits can be designed using the
methodologies presented in [32–35]. An HP AC 0957-2119 power
adapter based on a two-output flyback convertor was utilised
during the experimental test. A Tektronix Digital Oscilloscope
TDS224, 100 MHz 1 GS/s was used to acquire current and voltage
waveforms. Current waveforms were acquired using a Tektronix
P6021 ac current probe. The P6021 provides a 120 Hz to 60 MHz
bandwidth and the passive termination is switchable from 2 to 10 
mA/mV. Two rheostats were used to load the two convertors and
their resistances were regulated according to the prescribed test
conditions. The dc voltages and currents and resistance values were
measured using a Keithley 2110 digital desk multimeter. In Fig. 6a,
the wiring introduced in the experimental circuit during the tests to
accommodate the Tektronix P6021 ac current probe is shown. This
facility allows to acquire the data of the current flowing through
Fig. 5  Simulated waveforms of selected voltages and currents of the two-output flyback convertor operating at DCM
(a) Simulated waveforms of gate-to-source voltage vGS, drain-to-source voltage vDS, and diode voltages vD1, vD2, (b) Simulated waveforms of the magnetising inductance current iL,
switch current iS, and diode currents iD1, iD2, (c) Simulated waveforms of the output voltages vO1, vO2 and the output powers pO1, pO2
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the two output diodes and the two electrolytic filter capacitors
connected in parallel to the load.
The experiment was performed at a switching frequency
f s = 85 kHz, the duty cycle Dmin ≃ 0.12, and the input voltage was
set at VImax = 340V. The required load resistance for the first
output stage was achieved using a rheostat, whose value was
adjusted to get 56Ω. Similarly, the load resistance of the second
output stage was set at 29Ω. Fig. 7 shows the experimentally
obtained waveforms of selected voltages and currents of the two-
output flyback convertor operating in the DCM. The duty cycle for
which the diode current iDs1 is ON was measured as D1 = 0.45 and
the theoretically predicted value calculated using (33) is 0.4211. 
 Fig. 7a shows the waveforms of the drain-to-source voltage
and current through the primary winding. The maximum voltage
stress VDSM of the MOSFET was measured as 430V. The peak
value of the primary current Ipmax was recorded as 0.82A. Fig. 7b
shows the waveforms of the diode current and the diode voltage of
the first output stage. The voltage stress VD1M across the diode D1
 was measured to be 138 V and its average value was equal to the
output voltage of the first stage. The peak diode current is
ID1M = n1Ipmax = 2.46A, which is validated experimentally. Fig. 7c
shows the waveform of the capacitor voltage ripple of the first
output stage. The maximum amplitude of the ripple was recorded
as 146 mV and satisfies the design constraint Vr/VO ≤ 1%. Fig. 7d
shows the waveforms of the voltages across the two load
resistances. The voltages across the two load resistance were
measured as VO1 = 31.8V and VO2 = 15.4V, respectively, and
agree with the design specifications.
6 Conclusions
This paper has presented a derivation for magnetising inductance
of the multiple-output flyback convertor in DCM. The expressions
for both ideal and non-ideal flyback dc–dc convertors have been
determined. The steady-state analysis of the multiple-output
flyback converter in DCM has been performed. The work
presented in this paper has made the following contributions:
Fig. 6  Photographs of the circuit and transformer
(a) Picture of the experimental evaluation hardware, (b) Picture of the three-winding transformer used in the experiments
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• A detailed theoretical framework to determine the maximum
magnetising inductance of ideal and non-ideal multiple-output
flyback convertor in DCM.
• A comprehensive steady-state analysis to determine the
expressions for the (i) voltage transfer function, (ii) maximum
inductor current ripple, (iii) maximum magnetising inductance,
and (iv) overall power losses and efficiency in terms of the
multiple-output stages.
• A step-by-step procedure to design, build, and test a multiple-
output flyback convertor used as a universal power supply with
two isolated output stages.
The flyback convertor used in the ac power adapter was designed
to provide two unequal output voltages (15 and 32 V) and at a
maximum output power of 20 W at both outputs. A design
methodology for the three-winding transformer, which includes
winding conductor selection, core selection, and coil-core
arrangement has been presented. Finally, simulations and
experimental results have been provided and the two results were
found to be in good agreement. The simulated overall efficiency
for the proposed design at maximum input voltage and at full load
was found to be 91.3% and the theoretically predicted efficiency
was 96.93%.
The following conclusions are made as a result of this analysis:
i. The maximum magnetising inductance for DCM operation
depends on the load resistances of all the outputs and reduces
with increase in the number of outputs and is provided in (16).
ii. The value of the maximum allowable magnetising inductance
for DCM operation decreases with efficiency and is given in
(20).
iii. The overall efficiency reduces as the number of output stages
is increased and are described by (21)–(55).
iv. The duty cycle for the main switch is decided by the stage
producing the maximum output voltage as given in (37).
v. The maximum voltage stress across the main switch
(neglecting ringing) is
VDSM = VI + max (n1VO1, n2VO2,…nnVOn) .
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